The Boolean algebra is the natural theoretical framework for a classical information treatment. The basic logical operations are usually performed using logic gates. In this Letter we demonstrate that NOT, OR and AND gates can be realized exploiting the near-field radiative interaction in N-body systems with phase change materials. With the recent development of a photon thermal transistor and thermal memory, this result paves the way for a full information treatment and smart solutions for active thermal management at nanoscale with photons.
The Boolean algebra is the natural theoretical framework for a classical information treatment. The basic logical operations are usually performed using logic gates. In this Letter we demonstrate that NOT, OR and AND gates can be realized exploiting the near-field radiative interaction in N-body systems with phase change materials. With the recent development of a photon thermal transistor and thermal memory, this result paves the way for a full information treatment and smart solutions for active thermal management at nanoscale with photons. Controlling heat exchanges at nanoscale is a tremendeous challenge for the developement of numerous future technologies. During the last decade, thermal analogs of diodes, memories and transistors have been introduced [1, 2] in order to control (switch, modulate, store and even amplify), the flow of heat and energy carried by phonons in solid elements networks in the same manner as the flow of electrons is controlled in electric circuits. In 2007, thermal logic gates [3] have been proposed to build up thermal logic calculations using the transport of acoustic phonons in lattices of nonlinear solid elements. Recently, to overcome the problems linked to the relatively small speed of acoustic phonons and due to the presence of localized Kapitza resistances inside these lattices, radiative analogs of diodes [4] [5] [6] [7] [8] , transistor [9, 10] , memory [11] , splitters [12, 13] and even electric wire [14] have been proposed for controling radiative heat currents both in near and far-field regimes in complex architectures of solids out of contact opening so the way to contactless thermal analogs of basic electronic devices. Some of these theoretical concepts -the diode and the memory -have been verified experimentally very recently [15, 16] .
In this Letter we introduce the concept of photonic thermal logic gates which use thermal photons instead of electrons to make logical operations. This element is the basic building block for future thermal circuits which implement Boolean functions by performing logical operations on single or several logical inputs in order to produce a single logical output. In a thermal logic gate, a power is supplied to some points of the device which function as inputs to keep them at specific temperatures and to bring another point of the device which functions as the output to a certain temperature level. By defining temperature levels which serve as tresholds to define logical '0' or '1', a truth table can be associated to the inputs and the output to define specific logical operations.
To start, let us consider the simplest logic gate, the NOT gate which implements a logical negation. This operation can be performed by using a three body system as sketched in Fig. 1 -a. It has been shown that this system consisting of a thermal reservoir acting as the heat source, an intermediate gate layer made of an insulatormetal transition (IMT) material [17, 18] and a second reservoir which serves as a heat drain is a thermal transistor [10] . It has been demonstrated by us [10] that due to the ability of the gate layer to qualitatively and quantitatively change its optical properties through a small change of its temperature around a critical temperature T c the heat flux towards the drain can be switched, modulated and even amplified. In order to operate the thermal transistor as a NOT gate the temperature of the source is maintained at a fixed temperature T S . Throughout the manuscript we use T S = 360 K. Then, the intermediate layer functions as the input of the NOT gate and the drain as the output. That means the temperature T G of the gate layer which is assumed to be smaller than T S sets the boolean input of the NOT gate. Here we define the thermal state with T G < T c as '0' and the termal state with T G > T c as '1'. This state can be set from outside by adding or removing heat from the intermediate gate layer. Finally, since T S and T G are fixed by an external reservoir there will be a radiative energy flux Φ D from the source and the gate towards the drain until T D has reached a value such that
i.e. the drain is in its local thermal equilibrium and the system has reached the steady state. Now, we can readout the output temperature T D which defines the boolean output of the NOT gate. T min = 342K and T max = 343K.
In order to verify if the transistor operates as a NOT gate we need to determine T D for different input values of T G by evaluating the roots of Eq. (1). For a system operating in near-field regime (i.e. far-field exchanges with the surrounding can be neglected) the flux received by photon tunneling by the drain reads [19] 
where the monochromatic heat flux is given by Here T
denote the efficiencies of coupling of each mode (ω, κ) between the source and the gate and between the gate and the drain for both polarization states j = s, p; κ = (k x , k y ) t is the wavevector parallel to the surfaces of the multilayer system. In the above relation n ij denotes the difference of Bose-distribution functions n i and n j [with n i/j = (exp
Boltzmann's constant and 2π is Planck's constant. According to the N-body near-field heat transfer theory presented in Ref. [19] , the transmission coefficients T S/G j and T G/D j of the energy carried by each mode written in terms of optical reflection coefficients ρ E,j (E = S, D, G) and transmission coefficients τ E,j of each basic element of the system and in terms of reflection coefficients ρ EF,j of couples of elementary elements [19] 
introducing the imaginary part of wavevector normal to the surfaces in the multilayer structure γ = Im(k z ) = κ 2 − ω 2 /c 2 ; c is the velocity of light in vacuum. For the detailed expressions of the reflection coefficients we refer to Ref. [19] .
By solving the transcendental Eq. (1) using expression (2) we obtain the results shown in Fig. 1-a. The configuration of the NOT gate used in the numerical calculation is as follows: both source and drain are made of silica [20] where the source is assumed to be semi-infinite and the drain is assumed to have a thickness of 100 nm. The intermediate 100 nm thick gate layer is made of vanadium dioxide (VO 2 ) an IMT material which undergoes a first-order transition (Mott transition [17] ) from a hightemperature metallic phase to a low-temperature insulating phase [18] at a critical temperature T c which is close to room-temperature. Here we assume for convenience that the phase transition happens abruptly at T c = 340 K which means that we are neglecting the phase transition region between the two phases. As demonstrated in previous works [21] [22] [23] below its critical temperature, i.e. for T G < T c , VO 2 supports surfaces phonon-polariton (SPhP) in the same frequency range as silica. On the contrary, in its metallic phase VO 2 does not support surface wave resonances anymore so that the near-field interaction between each element in the system is strongly reduced for T G > T c . Hence, the coupled silica-VO 2 system behaves like a thermal switch [7, 10] . This 'switching' ability can be seen in Fig. 1 -a when the temperature T D makes a sudden jump at T G = T c . Finally, we can see in Fig. 1-a that for T G < T c we have a region where T D > T max which means that the input state '0' results in the output state '1'. Similarly, for T G > T c we have a region where T D < T min which means that the input state '1' results in the output state '0'. Hence, the here introduced device functions indeed as a NOT gate with the truth table shown in Fig. 1-b . The performance of the here introduced NOT gate is close to the idealized NOT gate performance sketched by the red line in Fig. 1-a. As a second example we sketch the realization of an OR gate using once again a simple gate thermal transistor. However, contrary to the NOT gate we choose here phase change materials for both the source and the gate layer and silica for the drain layer. The temperatures of these two elementary parts of the transistor are usedas inputs while the drain temperature set the output of the logic gate. The temperature evolution of the drain with respect to the temperatures of the source and the gate is plotted in Fig. 2-a . We see that around the point (T S , T G ) = (T c , T c ) with T c = 340K where the phase change occurs both in the source and the gate, the temperature of the drain undergoes a significant variation. If T S and T G are both smaller than the critical temperature T c then these two elementary blocks behave like a dielectric so that the temperature of the drain is small. On the contrary, if either the source or the gate undergo a phase change, then the temperature of the drain increases abruptly. Hence, by conveniently intoducing two suitable treshold temperatures T min and T max it is clear that we can associate to the drain two different thermal states with respect to the temperatures T S and T G around the region (T S , T G ) = (T c , T c ). Therefore, this transistor behaves like an OR gate with the truth table given in Fig.  2-b . By reversing the definition of thermal states in the drain, it is also clear that this system mimicks a NOR gate. Now, we sketch the realization of an AND gate. This double input device is shown in Fig. 3 -a. It is a double gate thermal transistor made with two silica gates and a silica source. Contrary to the NOT gate it is the drain which is made of a phase change material. The temperature of both gates set the two inputs of the logic gate. We assume that the temperature of two gates can now be controlled independent making the assumption, for convenience, that they are thermally insulated one from the other so that we can express the heat flux received by the drain just as the mean value of two NOT gates, i.e. we have
Here the transmission coefficients are given by the same expressions as in a single gate transistor. In Fig. 3-a we show the equilibrium temperature T D of drain with respect . In the central region around (T G1 , T G2 ) = (T l , T l ) with T l = 332.2K we see that T D can undergo a sudden variation after a short change in the gate temperatures. By introducing two critical temperatures T min and T max we can associate to the drain two thermal states '0' or '1' with respect the relative value of the drain temperature with respect to these thresholds. As it clearly appears in Fig.3 -a this double gate system behaves as a digital AND gate with the thruth table given in Fig. 3-b . Note that by reversing the definition of thermal states '0' and '1' the AND gate becomes a NAND gate. To finish we evaluate the time required for these gates to switch from one state to another. To this end we study the relaxation process for the drain (100 nm thick) in the SiO 2 /VO 2 /SiO 2 NOT gate described in Fig. 1 . The time evolution of the drain temperature from an initial state (set with two different values for T D (t = 0s) corresponding to '0' and '1') is determined by the nonlinear dynamic equation
where ρ, C and d D denote the mass density, the heat capacity and the thickness of the drain, respectively. In Fig. 4 we show the transition dynamic from the state '0' to the state '1' (from the state '1' to the state '0') with an initial temperature
Thermal relaxation of the drain in a SiO2/VO2/SiO2 NOT gate with the geometrical parameters identical as in Fig. 1 . The red solid (resp. blue dashed) line shows the time evolution of the drain temperature from the state "0" (resp "0") to the state "1" (resp. "0") when the initial temperature is TD(0) = 337K (resp.TD(0) = 348K ). The gate temperature is assumed fixed at TG = 343K (resp. TG = 337K ) and the consign temperatures are Tmin = 344K and Tmax = 345K. The inset shows the stability diagram of solutions for both transitions between the state "0" and the sate "1".
) and a gate at fixed temperature T G = 343K (T G = 337K). The overall time the NOT gate takes to switch from state '0' to state '1' (state '1' to state '0') is of few ms. Note that this switching time is relatively large compared to the operating speed of electric logic gates because of the thermal inertia. For even thicker thicker drains this switching time will increase.
To summarize, we have introduced the concept of logic gates for heat radiation by discussing in some details a realization of a NOT, OR and AND gates operating in near-field regime. The same concepts could obviously be applied in far-field regime that is for separation distances much larger than the thermal wavelength. However, in this regime the magnitude of heat flux is much lower so that the thermalization process is much slower. The main advantage of radiative thermal logic gates is probably not the possibility of some kind of numerical calculation using heat currents instead of electrical currents, because the operation speed is relatively low even in near-field regime, but rather the possibility to actively control temperature distributions and heat flux in dense complex networks made of solid elements which are out of contact. The implementation of more complex boolean operations will require, according to the famous De Morgan's law, to combine various logical gates. However, in near-field regime this combination cannot be sequential, generally, because of many-body effects which make the heat transport throughout the structure non additive.
